Compromis en termes de vitesse et de précision de la Traduction Binaire Dynamique : étude du passage à l'échelle de la version parallèle et d'une simulation de cache

Présentée par : Marie Badaroux

Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA

12 Mars 2024

Directeur de thèse : Frédéric Pétrot **Co-encadrante de thèse :** Julie Dumas


Rapporteur : Tanguy Risset Rapporteur : Erven Rohou


Examinateur: Henri-Pierre Charles Examinateur: Kévin Martin Examinateur: Marie-Laure Potet





Emergence of multi-core systems






Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

- 2004 \Longrightarrow end of the race for higher and higher frequencies
- 1st multi-core chip: POWER4 IBM 2001, 2 cores



2 / 41

Current multi-core systems



Dell PowerEdge R6515: 48 CPUs






Why doing simulation of such systems?

- Experiment and evaluate architectural design choices
- Provide support for early software development on non-existing platforms
- Facilitate software quality on complex hardware/software platforms (continuous integration)
- ⇒ Simulation tools are part of the solution




Simulation: different levels of abstraction








Simulation: different levels of abstraction







Instruction set simulation technology: Dynamic Binary Translation



- Translation Block (TB): block that ends with a branch
- Support for parallel execution → multi-core systems





Instruction set simulation technology: Dynamic Binary Translation

```
IN: Target instructions
1
   0x00000000000325d6: add a5,a5,a3
   3
5
   -00000000000325d6
6
   add i64 a5,a5,a3
8
   OUT: Host instructions x86
9
   guest addr 0x0000000000325d6
10
    0x7f5204000f93: movg 0x68(%rbp), %r12
11
    0x7f5204000f97: addg %r12, %rbx
12
    0 \times 7f5204000f9a: movg %rbx, 0 \times 78(%rbp)
13
14
```

- Translation Block (TB): block that ends with a branch
- Support for parallel execution
 - → multi-core systems

Translation process of a single add instruction



Instrumentation

What?

⇒ Evaluation and analysis of programs

How?

- ⇒ Run time analysis
- ⇒ Production of traces

Details of what happens during execution: ex memory accesses

```
deca
                                    %r12d, %r12
4c 89 65 68
                                    %r12, 0x68(%rbp)
                                    $4. %rbx
                          addq
                                    %r12d. (%rbx)
```

Why?

⇒ Adding new features, improvement of the simulation (accuracy) For example a cache...



Naive Dynamic Binary Translation (DBT) Instrumentation

```
0x7f1ffbe5692c: auipc a5,237568
                call instrumentation func()
0x7f1ffbe56930: ld a5.-612(a5)
                call instrumentation func()
0 \times 7f1ffbe56934: sb s0,0(a5)
                call instrumentation func()
0x7f1ffbe56938: ld ra,8(sp)
                call instrumentation func()
0x7f1ffbe5693a: auipc a5,270336
                call instrumentation func()
0x7f1ffbe5693e: sb s0,1470(a5)
                call instrumentation func()
0x7f1ffbe56942: ld s0,0(sp)
                call instrumentation func()
0x7f1ffbe56944: addi sp.sp.16
                call instrumentation func()
0x7f1ffbe56946: ret
                call instrumentation func()
```

Instructions in a Translation Block of the DBT mechanism

The instruction is the smallest granularity in the DBT

- Pros: Retrieving information
- Cons: Degrading the performance

What happens when instrumenting parallel simulation?





Problem Statement Outline

Dynamic Binary Translation **speed** and **accuracy** trade-offs: investigating parallel scalability and cache simulation

DBT Simulation Speed

- Scalability of DBT parallel execution on multi-core host
- Relying on host configuration to improve simulation time

DBT Simulation Accuracy

- Memory hierarchy model related to DBT
- General solutions to enhance accuracy without degrading performance





- QEMU Scalability
- Past caches simulation
- Conclusion





QEMU Scalability

QEMU Scalability

00000000000000

To pin or not to pin: Asserting the Scalability of QEMU Parallel






QEMU Scalability Background

To pin or not to pin: Asserting the Scalability of QEMU Parallel





QEMU: Multi-Threaded Tiny Code Generator (MTTCG)



QEMU Scalability

00000000000000


TCG principle (round-robin)

- Tiny Code Generator (TCG): cross compilation tool
- Before 2015: single-threaded simulation
- Execution of the virtual CPUs on one host CPU





QEMU: Multi-Threaded Tiny Code Generator (MTTCG)



- Tiny Code Generator (TCG): cross compilation tool
- Since 2015: multi-threaded simulation a b
- Each virtual CPU executes on a separate thread

^bEmilio G. Cota, Paolo Bonzini, Alex Bennée, and Luca P. Carloni. Cross-isa machine emulation for multicores, 2017



^aAlvise Rigo, Alexander Spyridakis, and Daniel Raho. Atomic instruction translation towards a multi-threaded gemu. 2016

- QEMU Scalability


To pin or not to pin: Asserting the Scalability of QEMU Parallel **Implementation**





Fast caches simulation

To pin or not to pin: What is pinning? ¹




Operating System decides where to assign the vCPUs





Fast caches simulation

To pin or not to pin: What is pinning? ¹



Force each virtual CPU to run on a chosen physical CPU

Goal: Scalability study



collaboration with Saverio Miroddi

Implementation in QEMU

Linux interfaces

cpu_set_t and pthread_setaffinity_np


Added command line options


```
qemu-system-riscv64 \
 -smp $total_vcpus,cores=$vcores,sockets=$vsockets,threads \
 -vcpu vcpunum=$vcpu_number,affinity=$host_physical_cpu_number \
 -vcpu vcpunum=$vcpu_number,affinity=$host_physical_cpu_number \
```

. . .

Example

```
qemu-system-riscv64 -smp 6 \
-vcpu vcpunum=0,affinity=0 -vcpu vcpunum=1,affinity=0
-vcpu vcpunum=2,affinity=1 -vcpu vcpunum=3,affinity=1
-vcpu vcpunum=4,affinity=2 -vcpu vcpunum=5,affinity=2
```





Dell PowerEdge R910 (1stopo)

- Following the NUMA (Non Uniform Memory Access) architecture of the host
- Simultaneous
 MultiThreading
 (SMT): number of
 host hardware
 threads (harts) per
 core, 1 or 2



Methodology: Parameters

- Simultaneous MultiThreading enabled or not: 16 or 32 CPUs.
- Number of virtual CPUs n_c : {1, 2, 4, 8, 16, 24, 32, 48, 64, 96, 128},
- 32, 48, 64, 96, 128},
- PARSEC threads affinity,
- Pinning QEMU virtual CPUs to physical CPUs,
- Isolopus to strictly separate the physical CPUs allocation between QEMU virtual CPU threads and the kernel threads.



QEMU Scalability

QEMU Scalability

0000000000000

To pin or not to pin: Asserting the Scalability of QEMU Parallel

Results






0000000000000

QEMU	Multi-core	core Targets Host	
	Benchmarks		
full-system	PARSEC	RISC-V	x86
+ Busybear Linux	LARGE	&	Dell PowerEdge R910
		ARM	32 CPUs



Scalability without pinning n_c = number of virtual CPUs, n_t = number of threads for the PARSEC application




QEMU has a good scalability

Full execution time in QEMU RISC-V $n_c = n_t$ without pinning





Scalability with/without SMT (without pinning)




Comparison of full execution time in QEMU RISC-V without pinning with $n_c = n_t$ for the host machine with and without **SMT**



Comparison to pin or not to pin

 $n_c =$ number of virtual CPUs, $n_t =$ number of threads for the PARSEC application




Comparison of full execution time in QEMU RISC-V $n_c = n_t$ without pinning and with pinning



Is Pinning Helpful?

- Linux perf tool
 - CPU migrations: less when pinning
 - L1 data cache misses: no significant differences
- ARM: same observations



Comparison of full execution time in QEMU **ARM without** pinning and with pinning





Is Pinning Helpful?

- Linux perf tool
 - CPU migrations: less when pinning
 - L1 data cache misses: no significant differences
- ARM: same observations

Conclusion:

- Pinning QEMU virtual CPUs not helpful
- Cannot do better than Linux scheduler





- QEMU Scalability
- 2 Fast caches simulation

Instruction Cache L1i Modeling
Data cache L1d Modeling
L2 Modeling
Results

3 Conclusion





- QEMU Scalability
- Fast caches simulation

Background


Instruction Cache L1i Modeling





QEMU TCG Plugins

⇒ Code instrumentation easily and efficiently



Simplified representation of the QEMU TCG plugins mechanism





QEMU TCG Plugins: existing cache ² plugin

Subscribe to events: each instruction execution

QEMU
L2
x ... CPU
L11
L1d

Callbacks: address of the instruction

Simplified representation of the QEMU cache TCG plugin mechanism



²Mahmoud Mandour. Cache modelling tcg plugin, 2021

- QEMU Scalability
- Fast caches simulation

Instruction Cache L1i Modeling





Initial Intuition

- DBT TB per TB execution principle
- In a TB, all instructions are consecutive in memory
 - ⇒ Know which instructions will hit and which might miss

0x800fa7bc:	1141	addi	sp,sp,-16	\leftarrow	possible	miss
0x800fa7be:	e022	sd	s0,0(sp)	\leftarrow	hit!	
0x800fa7c0:	e406	sd	ra,8(sp)	\leftarrow	possible	miss
0x800fa7c2:	0800	addi	s0,sp,16	\leftarrow	hit!	
0x800fa7c4:	00dbc797	auipc	a5,14401536	\leftarrow	hit!	
0x800fa7c8:	2347a783	lw	a5,564(a5)	\leftarrow	hit!	
0x800fa7cc:	eb95	bnez	a5,52	\leftarrow	hit!	


Example of static hit/miss decision within a TB



Implementation in QEMU: Naive cache plugin

Subscribe to events:

each instruction execution



Callbacks:

address of the instruction






Implementation in QEMU: Our cache plugin

Subscribe to events:

each TB translation and execution



in the TB





Implementation in QEMU

QEMU TCG Plugins: callbacks

```
# NAIVE solution

CALL_PLUGIN_ins(...)

0x7f1ffbe5693e: sb s0,1470(a5)

CALL_PLUGIN_ins(...)

0x7f1ffbe56942: ld s0,0(sp)

CALL_PLUGIN_ins(...)

0x7f1ffbe56944: addi sp,sp,16

CALL_PLUGIN_ins(...)

0x7f1ffbe56946: ret
```

```
# OUR solution

CALL_PLUGIN_tb(...)

0x7f1ffbe5693e: sb s0,1470(a5)

0x7f1ffbe56942: ld s0,0(sp)

0x7f1ffbe56944: addi sp,sp,16

0x7f1ffbe56946: ret
```



Insns in TB

Error in Counting Instructions: 1st Problem

Stopped TB execution: page-fault problem 1/4

```
CALL PLUGIN tb(...) # 9 insns counted
0x7f1ffbe5692c : auipc a5,237568
0x7f1ffbe56930 : ld a5,-612(a5)
0 \times 7f1ffbe56934 : sb s0,0(a5)
0 \times 7f1ffbe56938 : Id ra,8(sp)
0x7f1ffbe5693a: auipc a5,270336
0 \times 7f1ffbe5693e: sb s0,1470(a5)
0 \times 7f1ffbe56942 : Id s0,0(sp)
0x7f1ffbe56944 : addi sp.sp.16
0×7f1ffbe56946: ret
```

Executed insns until page fault

0x7f1ffbe5692c : auipc a5,237568 0x7f1ffbe56930 : ld a5,-612(a5) $0 \times 7f1ffbe56934 : sb s0,0(a5)$

Assumption that all instructions in TB are executed \Rightarrow Not in practice



New TB after return from handler

Insns in TB

Error in Counting Instructions: 1st Problem

Stopped TB execution: page-fault problem 2/4

```
CALL PLUGIN tb(...) # 9 insns counted CALL PLUGIN tb(...) # 7 insns counted
0x7f1ffbe5692c : auipc a5,237568
0x7f1ffbe56930 : ld a5,-612(a5)
0 \times 7f1ffbe56934 : sb s0,0(a5)
                                               0 \times 7f1ffbe56934 : sb s0,0(a5)
0 \times 7f1ffbe56938 : Id ra,8(sp)
                                               0 \times 7f1ffbe56938 : Id ra,8(sp)
                                               0x7f1ffbe5693a: auipc a5,270336
0x7f1ffbe5693a: auipc a5,270336
0x7f1ffbe5693e : sb s0,1470(a5)
                                               0 \times 7f1ffbe5693e: sb s0,1470(a5)
0 \times 7f1ffbe56942 : Id s0,0(sp)
                                               0 \times 7f1ffbe56942 : Id s0,0(sp)
0x7f1ffbe56944 : addi sp.sp.16
                                               0x7f1ffbe56944 : addi sp.sp.16
0×7f1ffbe56946: ret
                                               0×7f1ffbe56946: ret
```

Assumption that all instructions in TB are executed ⇒ Not in practice



Insns in TB

0×7f1ffbe56946: ret

Error in Counting Instructions: 1st Problem

Stopped TB execution: page-fault problem 3/4

```
CALL PLUGIN tb(...) # 9 insns counted
0x7f1ffbe5692c : auipc a5,237568
0x7f1ffbe56930 : ld a5,-612(a5)
0 \times 7f1ffbe56934 : sb s0,0(a5)
0 \times 7f1ffbe56938 : Id ra,8(sp)
0x7f1ffbe5693a: auipc a5,270336
0x7f1ffbe5693e : sb s0,1470(a5)
0 \times 7f1ffbe56942 : Id s0,0(sp)
0x7f1ffbe56944 : addi sp.sp.16
```

Executed insns until new page fault

 $0 \times 7f1ffbe56934 : sb s0,0(a5)$ $0 \times 7f1ffbe56938 : Id ra,8(sp)$ 0x7f1ffbe5693a: auipc a5,270336

0x7f1ffbe5693e : sb s0,1470(a5)

Assumption that all instructions in TB are executed ⇒ Not in practice



Error in Counting Instructions: 1st Problem

Stopped TB execution: page-fault problem 4/4

```
# Insns in TB
                                              # New TB after return from handler
CALL PLUGIN tb(...) # 9 insns counted CALL PLUGIN tb(...) # 4 insns counted
0x7f1ffbe5692c : auipc a5,237568
0x7f1ffbe56930 : ld a5,-612(a5)
0 \times 7f1ffbe56934 : sb s0,0(a5)
0 \times 7f1ffbe56938 : Id ra,8(sp)
0x7f1ffbe5693a: auipc a5,270336
0x7f1ffbe5693e : sb s0,1470(a5)
                                              0 \times 7f1ffbe5693e: sb s0,1470(a5)
0 \times 7f1ffbe56942 : Id s0,0(sp)
                                              0 \times 7f1ffbe56942 : Id s0,0(sp)
0x7f1ffbe56944 : addi sp.sp.16
                                              0x7f1ffbe56944 : addi sp.sp.16
                                              0×7f1ffbe56946: ret
0×7f1ffbe56946: ret
```

Assumption that all instructions in TB are executed

⇒ Not in practice

page-fault, wfi, pause

Total instruction counted:

9+7+4=20, 11 wrongly counted

25 / 41

Dependency on Simulator Runtime

Unexpected behavior

- Time dependency of the flow of executed target instructions
 The faster the simulator, the lower the number of executed instructions for a given program
 - \Rightarrow Only for programs running on top of Linux

Causes

Repeated occurrences of timer interrupts
 The more interrupts, the more instructions counted in the cache statistics





Error in Counting Instructions: 2nd Problem

Dependency on Simulator Runtime

Unexpected behavior

- Time dependency of the flow of executed target instructions The faster the simulator, the lower the number of executed instructions for a given program
 - \Rightarrow Only for programs running on top of Linux





Total ins case 1 (N + 4n)

Total ins case 2(N + 6n)



- QEMU Scalability
- Fast caches simulation


Instruction Cache L1i Modeling

Data cache L1d Modeling





QEMU TCG Plugins: A threaded execution




Simplified representation of the L1d implementation in our cache plugin





Buffers synchronization



Simplified representation of the data thread interactions with the virtual CPUs

⇒ Adjustable size and number of buffers

Out-of-sync from QEMU execution



- QEMU Scalability
- Fast caches simulation

Instruction Cache L1i Modeling

L2 Modeling



L2 modeling

Mitigations on the L1d threaded simulation

- Scalability of our model
 → bottleneck with many CPUs
- Out-of-sync simulation
 - \longrightarrow validity of the data in L2

L2



CPU n

L2 implementation

- Keep our L1i model
- Naive L1d simulation at each memory access execution





- QEMU Scalability
- Fast caches simulation

Instruction Cache L1i Modeling Results



Environment

QEMU	Mono-core	Multi-core	Target	Host
	Benchmarks	Benchmarks		
user-mode	PolyBench/C	PARSEC	RISC-V	x86
	MEDIUM	LARGE		PowerEdge R6515
				128 CPUs

Why user-mode instead of full-system?

Time dependency, repeated occurrences of timer interrupts (2nd problem)

⇒ QEMU not run with Linux

What about the 1st problem?

Stopped TB execution

 \implies Error negligible on instructions (less than 0,001%)




Versions of QEMU simulated

- vanilla: QEMU without any cache simulation
- cache: QEMU with existing cache plugin, naive solution
- cacheTB: QEMU with a plugin that implements our cache solution

What to expect? ⇒ Our solution between vanilla and cache




L1i Statistics validation: comparison with existing cache plugin



Total of **instruction misses** for lu_cb (log scale on x-axis)





Simulation time of the PolyBench/C programs (log scale on y-axis)





L1i Simulation time comparison

	PolyBench/C	PARSEC
Speedup of cacheTB over cache	10.87	7.18
Slowdown of cache over vanilla	23.67	59.85
Slowdown of cacheTB over vanilla	2.07	10.16

Mean simulation time ratios.


Conclusion:

Our L1i is 7 to 10 times faster than the existing cache plugin





L1d Optimal buffer size and buffer count: Mono-core




Simulation time of trmm with variations of number of buffers and buffer size





L1d Optimal buffer size and buffer count: Multi-core water_nsquared



7.5 256 buffers 512 buffers 1024 buffers 2048 buffers 2048 buffers 4096 buffers 4096 buffers 85.5 5.5 5.5 500 1000 1500 2000 2500 3000 3500 4000 Buffers size

Simulation time of the PARSEC water_nsquared with 4 vCPUs

Simulation time of the PARSEC water_nsquared with **64** vCPUs





L1d Simulation time comparison

PolyBench/C

Config number x size: 1024x1024

Results: no improvements, same execution time as the existing plugin

PARSEC water_nsquared

Config number x size: 4096x256

Results: improvements with 1,2 and 8 vCPUs only

Conclusion:

 Finding the optimal combination of values needs to be done by investigating each benchmark



L2 Simulation time comparison

L2 implementation

- Our L1i model
- Naive L1d simulation at each memory access execution

	PolyBench/C	PARSEC
Speedup cache to cacheTB	2.19	2.43
Slowdown cache to vanilla	38.20	99.79
Slowdown cacheTB to vanilla	17.03	43.14

Mean simulation time ratios.

Conclusion:

Our memory hierarchy with L2 is 2 times faster than the existing cache plugin



38 / 41

Introduction 000000000

- QEMU Scalability
- Past caches simulation
- 3 Conclusion

Summary Future works





- QEMU Scalability
- Past caches simulation
- 3 Conclusion
 Summary
 Future works





Summary

Dynamic Binary Translation **speed** and **accuracy** trade-offs: investigating parallel scalability and cache simulation

DBT Simulation Speed

- QEMU parallel implementation scales well on a multi-core host
- Bypassing host Linux scheduler with pinning does not have any effect

DBT Simulation Accuracy

- Significant results with per TB execution of DBT mechanism for instruction cache model
- Limited results with separated threaded data cache simulation



- QEMU Scalability
- Past caches simulation
- 3 Conclusion
 Summary
 Future works





Cache coherency

- Copies of a data among the cache levels
- Must ensure correct state of all the caches
- Scalability?



Dependency on QEMU runtime

- Full-system mode reflects more closely the reality
- Deeper understanding of QEMU time handling mechanisms

Cache simulation and security

- Attacks related to caches
- Pseudo timed cache simulation



Marie Badaroux, Saverio Miroddi and Frédéric Pétrot. "To Pin or Not to Pin: Asserting the Scalability of QEMU Parallel Implementation", 24th Euromicro Symposium on Digital Systems Design (DSD), pp. 238-245. https://doi.org/10.1109/DSD53832.2021.00045

Marie Badaroux, Julie Dumas, and Frédéric Pétrot. 2023. Fast Instruction Cache Simulation is Trickier than You Think. In Proceedings of the DroneSE and RAPIDO: System Engineering for constrained embedded systems (RAPIDO '23). Association for Computing Machinery, pp. 48–53. https://doi.org/10.1145/3579170.3579261

$\begin{array}{cc} Thank & you! \\ Q \mathcal{E} A \end{array}$



